Week #8: (10/22-26) Lab Practical Exam: Mid-Semester

Locked
rjagodowski
Posts: 1561
Joined: Fri Sep 04, 2015 6:59 pm

Week #8: (10/22-26) Lab Practical Exam: Mid-Semester

Post by rjagodowski »

This week you will individually perform a lab practical exam. You will be required to build a combinational digital logic circuit, construct and complete the truth table for the circuit, and label your schematic with the chip & pin numbers used. You will be given approximately 20 minutes to complete the exercise, and then you will begin the regularly scheduled lab for the week.

A SAMPLE of the actual exercise is attached below. Feel free to review this exercise before you take the lab practical.
Attachments
EET-210L SAMPLE Lab Evaluation #1 v18.1.pdf
(62.31 KiB) Downloaded 22 times

ctboutin0001
Posts: 63
Joined: Mon Sep 18, 2017 9:18 am

Re: Week #8: (10/22-26) Lab Practical Exam: Mid-Semester

Post by ctboutin0001 »

I have finished the lab practical

almarafuga0001
Posts: 60
Joined: Fri Sep 15, 2017 9:18 am

Re: Week #8: (10/22-26) Lab Practical Exam: Mid-Semester

Post by almarafuga0001 »

I have completed this lab

nsrogers0001
Posts: 22
Joined: Wed Sep 13, 2017 12:29 pm

Re: Week #8: (10/22-26) Lab Practical Exam: Mid-Semester

Post by nsrogers0001 »

I have completed the EET 210L practical exam - Nicholas Rogers

vshostak
Posts: 45
Joined: Mon Sep 10, 2018 1:48 pm

Re: Week #8: (10/22-26) Lab Practical Exam: Mid-Semester

Post by vshostak »

I have complete the lab practical

mlgiguere0001
Posts: 32
Joined: Wed Dec 16, 2015 2:42 pm

Re: Week #8: (10/22-26) Lab Practical Exam: Mid-Semester

Post by mlgiguere0001 »

Completed

Locked

Return to “EET-210 Lab”