Week #5: (10/5-9) Logic Circuit Design with Muxes.

Post Reply
rjagodowski
Posts: 1747
Joined: Fri Sep 04, 2015 6:59 pm

Week #5: (10/5-9) Logic Circuit Design with Muxes.

Post by rjagodowski »

This week you will investigate the process of implementing a logic function using multiplexers (Muxes) and data selectors. His the Lab Sheet and Support materials for this week's lab. Printed copies of the lab sheet and MUX pinouts will be given to you in lab. NOTE: This lab has been updated since the beginning of the Fall 2020 semester.
Lab 4 Logic Design using MUXES v20.1.pdf
(70.45 KiB) Downloaded 18 times
74150-151 Pinout v19.1.pdf
(340.66 KiB) Downloaded 45 times
This pdf is long so it wasn't printed:
74150_74151_CompleteDataSheet v19.1.pdf
(333.26 KiB) Downloaded 43 times
You may find this pdf, which was presented & discussed in lecture on 9/30, helpful:
Using a Mux for Truth Table_Editted_f05_week05.pdf
(195.3 KiB) Downloaded 45 times
Here's a pic of the whiteboard notes for this lab from 10/6/20:
EET-210L Lab #4 Board Notes.jpg
EET-210L Lab #4 Board Notes.jpg (2.31 MiB) Viewed 150 times

Post your Progress as a Reply to this Topic.
mmlopez0002
Posts: 24
Joined: Fri Sep 06, 2019 9:46 am

Re: Week #5: Logic Circuit Design with Muxes.

Post by mmlopez0002 »

mmlopez0002
Attachments
image0.jpeg
image0.jpeg (6.26 MiB) Viewed 138 times
drodriguez0004
Posts: 25
Joined: Tue Sep 11, 2018 6:23 pm

Re: Week #5: (10/5-9) Logic Circuit Design with Muxes.

Post by drodriguez0004 »

10/08 Lab
Attachments
20201123_132057 (1).jpg
20201123_132057 (1).jpg (2.29 MiB) Viewed 63 times
Post Reply

Return to “EET-210 Lab”